Failure analysis of through-silicon vias in free-standing wafer under thermal-shock test

نویسندگان

  • Xi Liu
  • Qiao Chen
  • Venkatesh Sundaram
  • Rao R. Tummala
  • Suresh K. Sitaraman
چکیده

0026-2714/$ see front matter 2012 Elsevier Ltd. A http://dx.doi.org/10.1016/j.microrel.2012.06.140 ⇑ Corresponding author. E-mail address: [email protected] Through-silicon vias (TSVs), being one of the key enabling technologies for three dimensional (3D) integrated circuit (IC) stacking, silicon interposer technology, and advanced wafer level packaging (WLP), has attracted tremendous interest throughout the semiconductor industry. However, limited work addresses TSV reliability issue, and even less experimental failure analysis has been reported in the literatures. In this paper, TSV samples have been fabricated and tested under thermal-shock test from 55 C to 125 C. Various experimental techniques have been used to carry out the failure mechanism analysis. Both Cu/SiO2 interfacial separations and SiO2/Si cohesive cracking were identified at various locations along the Cu/SiO2/Si interfaces. Finite-element based fracture analysis models have also been developed to understand the interfacial/cohesive crack initiation and propagation. A centered finite difference approach (CFDA) based on Griffith’s energy balance has been developed for the axisymmetric crack propagation analysis. Also, the virtual crack closure technique (VCCT) has been applied for the axisymmetric interfacial/cohesive crack analysis. Both methods match perfectly with each other for linear elastic analysis, and agree well for elastic–plastic analysis. The fracture analysis results match the experimental observations, and also provide insight on the reason behind different failure mechanisms. 2012 Elsevier Ltd. All rights reserved.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Implementation of silicon-on-glass MEMS devices with embedded through-wafer silicon vias using the glass reflow process for wafer-level packaging and 3D chip integration

This study presents a novel system architecture to implement silicon-on-glass (SOG) MEMS devices on Si–glass compound substrate with embedded silicon vias. Thus, the 3D integration of MEMS devices can be accomplished by means of through-wafer silicon vias. The silicon vias connecting to the pads of devices are embedded inside the Pyrex glass. Parasitic capacitance for both vias and microstructu...

متن کامل

Thermomechanical Reliability Challenges For 3D Interconnects With ThroughSilicon Vias

Continual scaling of on-chip wiring structures has brought significant challenges for materials and processes beyond the 32 nm technology node in microelectronics. Recently threedimensional (3-D) integration with through-silicon-vias (TSVs) has emerged as an effective solution to meet the future interconnect requirement. Among others, thermo-mechanical reliability is a key concern for the devel...

متن کامل

Methodology for analysis of TSV stress induced transistor variation and circuit performance Citation

As continued scaling becomes increasingly difficult, 3D integration with through silicon vias (TSVs) has emerged as a viable solution to achieve higher bandwidth and power efficiency. Mechanical stress induced by thermal mismatch between TSVs and the silicon bulk arising during wafer fabrication and 3D integration, is a key constraint. In this work, we propose a complete flow to characterize th...

متن کامل

Test Planning for 3D Stacked ICs with Through-Silicon Vias

Test planning for core-based 3D stacked ICs with trough-silicon vias (3D TSV-SIC) is different from test planning for non-stacked ICs as the same test schedule cannot be applied both at wafer sort and package test. In this paper, we assume a test flow where each chip is tested individually at wafer sort and jointly at package test. We define cost functions and test planning optimization algorit...

متن کامل

StressInduced Delamination Of Through Silicon Via Structures

Continuous scaling of on-chip wiring structures has brought significant challenges for materials and processes beyond the 32 nm technology node in microelectronics. Recently threedimensional (3-D) integration with through-silicon-vias (TSVs) has emerged as an effective solution to meet the future interconnect requirement. Thermo-mechanical reliability is a key concern for the development of TSV...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Microelectronics Reliability

دوره 53  شماره 

صفحات  -

تاریخ انتشار 2013